Logo
User Module IP

Block Info

doc_block_user_module.png
Version: 1.0
First Release: FPGAWB 2018.2-0

This is a powerful block that allows users to write custom verilog code to leverage the capability of the IO card.