Logo
PWM Input IP

Block Info

doc_block_pwmin_1.png
Version: 1.0
First Release: FPGAWB 2018.1-0

The PWM_INPUT block provides the ability to input a pulse pattern and measure the frequency and dutycycle of the input. This IP Core provides functionalities such as:

  • Capture pulse width modulated signals with high accuracy
  • Capture pulse count
  • Debouncing digital filter
  • Configurable averaging window length

Examples

Example 1

The digital input from the digital input block is connected to the PWM input block.

doc_di_exp_2.png