Logo
Adder Block

Block Info

doc_block_adder.png
Version: 1.0
First Release: FPGAWB 2022.1-0

Examples

Example 1

In the example below, the adder block is connected to two wave generators each outputting a sin wave of different frequencies. The adder block outputs 17 bits which is connected to Extract block to get the required bits that goes into the Analog Out channel.

adder_example.jpg



adder_plot.png